Semi-Blind Timing Skew Calibration in TIADCs Using Second-Order Taylor Approximation and LMS Algorithm

Van-Thanh Ta, Van-Phuc Hoang

Abstract


This paper proposes a technique to calibrate timing mismatches in the digital domain for Time-Interleaved Analog-to-Digital Converters (TIADCs) based on second-order Taylor series approximation for application in high-speed communication and digital signal processing systems. By analyzing the error signal using second-order Taylor series approximation, the proposed technique estimates timing mismatches through the Least Mean Squares (LMS) algorithm to accelerate computation speed and reduce hardware resources. Subsequently, the timing mismatches are corrected based on the second-order Taylor series approximation. The effectiveness of the proposed technique is demonstrated through simulation results in MATLAB software. The simulation results show a significant improvement in the performance of the TIADC. Specifically, the Signal-to-Noise and Distortion Ratio (SNDR) and Spurious-Free Dynamic Range (SFDR) for a 4-channel TIADC are enhanced from 28.29 dB and 33.05 dB to 60.67 dB and 93.66 dB, respectively.

Full Text:

PDF

References


W. C. Black and D. A. Hodges, “Time interleaved converter arrays,” IEEE Journal of Solid-state circuits, vol. 15, no. 6, pp. 1022–1029, 1980.

N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, “Explicit analysis of channel mismatch effects in time-interleaved ADC systems,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 48, no. 3, pp. 261–271, 2001.

B. Razavi, “Design considerations for interleaved ADCs,” IEEE Journal of Solid-State Circuits, vol. 48, no. 8, pp. 1806–1817, 2013.

V.-T. Ta, V.-P. Hoang, V.-P. Pham, and C.-K. Pham, “An improved all-digital background calibration technique for channel mismatches in high speed time-interleaved analog-to-digital converters,” Electronics, vol. 9, no. 1, pp. 73, 2020.

R. S. Prendergast, B. C. Levy, and P. J. Hurst, “Reconstruction

of band-limited periodic nonuniformly sampled signals through multirate filter banks,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 8, pp. 1612–1622, 2004.

C. H. Law, P. J. Hurst, and S. H. Lewis, “A four-channel time-interleaved ADC with digital calibration of interchannel timing and memory errors,” IEEE Journal of Solid-State Circuits, vol. 45, no. 10, pp. 2091–2103, 2010.

G. K. De Teyou, H. Petit, and P. Loumeau, “Adaptive and digital blind calibration of transfer function mismatch in time-interleaved ADCs,” in Proceedings of the IEEE 13th International New Circuits and Systems Conference (NEWCAS). IEEE, 2015, pp. 1–4.

S. Chen, L. Wang, H. Zhang, R. Murugesu, D. Dunwell, and A. C. Carusone, “All-digital calibration of timing mismatch error in time-interleaved analog-to-digital converters,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 9, pp. 2552–2560, 2017.

A. Salib, M. F. Flanagan, and B. Cardiff, “A high precision time skew estimation and correction technique for time-interleaved ADCs,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 10, pp. 3747–3760, 2019.

J. Li, S. Wu, Y. Liu, N. Ning, and Q. Yu, “A digital timing mismatch calibration technique in time-interleaved ADCs,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 7, pp. 486–490, 2014.

C.-Y. Lin, Y.-H. Wei, and T.-C. Lee, “A 10-bit 2.6-GS/s time-interleaved SAR ADC with a digital-mixing timing skew calibration technique,” IEEE Journal of Solid-State Circuits, vol. 53, no. 5, pp. 1508–1517, 2018.

M. Yin and Z. Ye, “First order statistic based fast blind calibration of time skews for time-interleaved ADCs,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 1, pp. 162–166, 2019.

X. Xie, H. Chen, Y. Yin, J. Wang, L. Li, H. Deng, and X. Meng, “All-digital calibration algorithm based on channel multiplexing for TI-ADCs,” Microelectronics Journal, vol. 126, p. 105503, 2022.

D. H. Le, T. K. P. Dinh, V.-P. Hoang, and D. M. Nguyen, “All-digital background calibration of gain and timing mismatches in time-interleaved ADCs using adaptive noise canceller,” AEU-International Journal of Electronics and Communications, vol. 114, p. 152999, 2020.

Z. Lu, H. Tang, Z. Ren, R. Hua, H. Zhuang, and X. Peng, “A timing mismatch background calibration algorithm with improved accuracy,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 8, pp. 1591–1595, 2021.

W. Xiong, Z. Zhang, L. Lang, and Y. Dong, “A Novel Fully Digital Feedforward Background Calibration Technique for Timing Mismatch in M-Channel Time-Interleaved ADCs,” Electronics, vol. 12, no. 9, pp. 1965,2023.

M. El-Chammas and B. Murmann, Background calibration of time-interleaved data converters. Springer Science & Business Media, 2011.

Y. Cao, P. Miao, F. Li, and H. Wang, “An efficient background timing skew calibration technique for time interleaving analog-to-digital converters,” IEICE Electronics Express, vol. 16, no. 15, pp. 20 190 352–20 190 352, 2019.

X. Li, H. Zhi, D. Ding, and J. Wu, “An Efficient All-Digital Timing Skew Estimation Method for Time- Interleaved ADCs,” in Proceedings of the IEEE 4th International Conference on Electronics Technology (ICET). IEEE, 2021, pp. 269–273.




DOI: http://dx.doi.org/10.21553/rev-jec.394

Copyright (c) 2025 REV Journal on Electronics and Communications

ISSN: 1859-378X

Copyright © 2011-2024
Radio and Electronics Association of Vietnam
All rights reserved