Performance Analysis of Quine-McCluskey Method on CPU
Abstract
References
M. Karnaugh, “The map method for synthesis of combinational logic circuits,” Transactions of the American Institute of Electrical Engineers, vol. 72 part I, pp. 593–598, 1953.
E. J. McCluskey, “Minimization of boolean functions,” Bell System Technical Journal, vol. 35, Issue 6, pp. 1417–1444, 1956.
W. V. Quine, “The problem of simplifying truth functions,” The American Mathematical Monthly, vol. 59, no. 8, pp. 521–531, Mathematical Association of America, 1952.
W. V. Quine, “A way to simplify truth functions,” The American Mathematical Monthly, vol. 62, no. 9, pp. 627–631, Mathematical Association of America, 1955.
M. Petrík, “Quine–McCluskey method for many-valued logical functions,” Soft Computing, vol. 12, Issue 4, pp. 393–402, Springer-Verlag, 2007.
S. P. Tomaszewski, I. U. Celik, G. E. Antoniou, “WWW-based boolean function minimization,” International Journal of Applied Mathematics and Computer Science,vol. 13, no. 4, pp. 577–583, 2003.
I. Wegener, “The complexity of boolean functions,” John Wiley & Sons, Inc. New York, NY, USA,1987.
P. W. Chandana Prasad, Azam Beg, Ashutosh Kumar Singh, “Effect of Quine-McCluskey simplification on boolean space complexity,” In: Innovative Technologies in Intelligent Systems and Industrial Applications, CITISIA 2009, IEEE, 2009.
A. Dus ̧a, A. Thiem, “Enhancing the minimization of boolean and multivalue output functions with eQMC,” The Journal of Mathematical Sociology, 39:2, pp. 92–108, 2015.
B. Gurunath, N.N. Biswas, “An algorithm for multiple output minimization,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 8, Issue 9, pp. 1007–1013, IEEE, 1989.
T. K. Jain, D. S. Kushwaha, A. K. Misra, “Optimization of the Quine-McCluskey method for the minimization of the boolean expressions,” Fourth International Conference on Autonomic and Autonomous Systems (ICAS’08), Gosier, 2008, pp. 165–168.
A. Majumder, B. Chowdhury, A. J. Mondai, K. Jain, “Investigation on Quine McCluskey method: A decimal manipulation based novel approach for the minimization of boolean function,” International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV), 2015, DOI: 10.1109/EDCAV.2015.7060531.
V. Siládi, T. Filo, “Quine-McCluskey algorithm on GPGPU,” In: AWER Procedia Information Technology and Computer Science, vol. 4 3rd World Conference on Innovation and Computer Science (INSODE-2013), pp. 814–820, 2013.
V. Siládi, M. Povinsky, L. Trajtel, “Adapted parallel Quine-McCluskey algorithm using GPGPU,” 14th International Scientific Conference on Informatics, pp. 327-331, 2017.
H. -G. Vu, N. -D. Bui, A. -T. Nguyen and ThanhBangLe, "Performance Evaluation of Quine-McCluskey Method on Multi-core CPU," 2021 8th NAFOSTED Conference on Information and Computer Science (NICS), Hanoi, Vietnam, 2021, pp. 60-64, doi: 10.1109/NICS54270.2021.9701506.
DOI: http://dx.doi.org/10.21553/rev-jec.385
Copyright (c) 2024 REV Journal on Electronics and Communications
ISSN: 1859-378X Copyright © 2011-2024 |
|