A Survey on Reconfigurable System-on-Chips

Hung Kiem Nguyen, Thanh-Vu Le-Van, Xuan-Tu Tran


The requirements for high performance and low power consumption are becoming more and more inevitable when designing modern embedded systems, especially for the next generation multi-mode multimedia or communication standards. Ultra large-scale integration reconfigurable System-on-Chips (SoCs) have been proposed to achieve not only better performance and lower energy consumption but also higher flexibility and versatility in comparison with the conventional architectures. The unique characteristic of such systems is integration of many types of heterogeneous reconfigurable processing fabrics based on a Network-on-Chip. This paper analyzes and emphasizes the key research trends of the reconfigurable System-on-Chips (SoCs). Firstly, the emerging hardware architecture of SoCs is highlighted. Afterwards, the key issues of designing the reconfigurable SoCs are discussed, with the focus on the challenges when designing reconfigurable hardware fabrics and reconfigurable Network-on-Chips. Finally, some state-of-the-art reconfigurable SoCs are briefly discussed.

Full Text:



C. Bobda, “Introduction to Reconfigurable Computing – Architectures, Algorithms, and Applications”. Springer, 2007, pp. 181- 212.

A. Agarwal, C. Iskander, R. Shankar, “Survey of Network on Chip (NoC) Architectures & Contributions”, Journal of Engineering, Computing, and Architecture, Volume 3, Issue 1, 2009.

N. E. Jerger, L. S. Peh, “On-Chip Networks”, Morgan & Claypool, 2009.

A. Shoa and S. Shirani, “Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey”, Journal of VLSI Signal Processing, Vol. 39, pp. 213–235, Springer Science, 2005.

W. Wayne, J. Ahmed, M. Grant, “Multiprocessor System-on-Chip (MPSoC) Technology”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, October 2008; 27(10):1701–1713.

A. Todd, B. David, M. Scott, M. Trevor, C. Chaitali, W. Wayne, “Mobile supercomputers”, IEEE Computer, 37, pp: 81–83, May 2004.

M. Duranton et al., “The HiPEAC Vision,” HiPEAC Roadmap, 2014. [Online]. Available: www.hipeac.net/system/files/hipeacvision.pdf.

International Technology Roadmap for Semiconductor. www.itrs.net/reports.html.

Cardoso J.M, Diniz P.C., “Compilation Techniques for Reconfigurable Architectures”, 1st Edition, 2009 Springer; ISBN 978-0-387-09671-1.

R. Dafali, J-Ph. Diguet and M. Sevaux, “Key Research Issues for Reconfigurable Network-on-Chip”, 2008 International Conference on Reconfigurable Computing and FPGAs.

R. Pop and S. Kumar, “A Survey of Techniques for Mapping and Scheduling Applications to Network on Chip Systems”, Research Report 2013, School of Engineering, Jönköping University, SWEDEN.

P. K. Sahu, S. Chattopadhyay, “A survey on application mapping strategies for Network-on-Chip design, Journal of Systems Architecture”, Volume 59, Issue 1, January 2013, Pp: 60-76.

K. M. and N. S. Voros, “System level design of reconfigurable System-on-Chip”, Springer, 2005.

S. Vassiliadis, D. Soudris, “Fine- and Coarse-Grain Reconfigurable Computing”, 2007 Springer.

T.J. Todman, G.A. Constantinides, S.J.E. Wilton, O. Mencer, W. Luk and P.Y.K. Cheung, “Reconfigurable computing: architectures and design methods”, IEEE proceedings, 2005.

Assad Abbas, Mazhar Ali, Ahmad Fayyaz, Ankan Ghosh, Anshul Kalra, et al: “A survey on energy-efficient methodologies and architectures of network-on-chip”, Computers & Electrical Engineering, Volume 40, Issue 8, November 2014, pp. 333–347.

Chen Y., Hsiung P.: “Hardware Task Scheduling and Placement in Operating Systems for Dynamically Reconfigurable SoC”, LNCS, vol. 3824, pp. 489–498. Springer, Heidelberg (2005).

T. Marconi, Y. Lu, K. Bertels, and G. Gaydadjiev: “Online Hardware Task Scheduling and Placement Algorithm on Partially Reconfigurable Devices”, Springer-Verlag Berlin Heidelberg, 2008.

A. Ahmad, T. Erdogan, Sami Khawam, “Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC”, Proceeding AHS '06 Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems, pp. 405-411.

A. B. Achballah, S. B. Saoud, “A Survey of Network-On-Chip Tools”, International Journal of Advanced Computer Science and Applications, Vol. 4, No. 9, 2013.

A. F. Beldachi, M. Hosseinabady, J. L. Nunez-Yanez, “Configurable Router Design for Dynamically Reconfigurable Systems based on the SoCWire NoC”, International Journal of Reconfigurable and Embedded Systems (IJRES), Vol. 2, No. 1, March 2013, pp. 27-48, ISSN: 2089-4864.

M.A. Al Faruque, T. Ebi, J. Henkel, “Configurable Links for Runtime Adaptive On-chip Communication”, Design, Automation & Test in Europe Conference & Exhibition, 2009. DATE 2009.

F. K. Koupaei, A. Khademzadeh, and M. Janidarmian, “Fault-Tolerant Application-Specific Network-on-Chip”, Proceedings of the World Congress on Engineering and Computer Science 2011, Vol II, WCECS 2011, October 19-21, 2011, San Francisco, USA.

P.T. Huang and W. Hwang, “2-Level FIFO Architecture Design for Switch Fabrics in Network-on-Chip”, Proceedings of 2006 IEEE International Symposium on Circuits and Systems, 2006 (ISCAS 2006).

M. Janidarmian, A. R. Fekr, V. S. Bokharaei, "Application-Specific Networks-on-Chips Design", IAENG International Journal of Computer Science, 38:1, pp. 16-25, 2011.

A. E. Kiasari, “Performance Analysis and Design Space Exploration of On-Chip Interconnection Networks”, Doctoral Thesis in Electronic and Computer Systems KTH Royal Institute of Technology Stockholm, Sweden 2013.

C. Killian, C. Tanougast, F. Monteiro, and A. Dandache: “A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip”, Journal of Electrical and Computer Engineering, 2012.

Y. E. Krasteva, E. Torre, T. Riesgo, “Reconfigurable Networks on Chip: DRNoC architecture”, Journal of Systems Architecture 56 (2010), pp. 293-302.

J. Lin, X. Lin, L. Tang, “Making-a-stop: a new bufferless routing algorithm for on-chip network”, J. Parallel Distrib. Comput, 2012.

S. T. Liu, A. Jantsch, Z. H Lu, “Comparison of Circuit Switched NoC with Packet Switched NoC”, Fifth Swedish Workshop on Multicore Computing.

M. Moadeli, P. Maji, W. Vanderbauwhede, “Quarc: a High-Efficiency Network on-Chip Architecture”, 2009 International Conference on Advanced Information Networking and Applications.

M. B. Stensgaard, and J. Spars, “ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology’, Second ACM/IEEE International Symposium on Networks-on-Chip, 2008.

P. Mishra, A. Nidhi, J.K. Kishore, “Novel bio-inspired cobweb topology for highly scalable and cost efficient networks on chip, IEEE CONECCT 2014 - 2014 IEEE International Conference on Electronics, Computing and Communication Technologies.

M. Modarressi, H. Sarbazi-Azad, M. Arjomand, “A hybrid packet-circuit switched on-chip network based on SDM”, Conference & Exhibition on Design, Automation & Test in Europe, 2009 (DATE '09).

M. Bakhouya, ‘Towards a bio-inspired architecture for autonomic network-on-chip”, Proceedings of the 2010 International Conference on High Performance Computing & Simulation, HPCS 2010, June 28 - July 2, 2010, Caen, France.

N. Jiang, D.U. Becker, G. Michelogiannakis, J. Balfour, “A detailed and flexible cycle-accurate Network-on-Chip simulator”, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 21-23 April 2013.

M. H. Neishaburi, Z. Zilic, “A Fault Tolerant Hierarchical Network on Chip Router Architecture”, Journal of Electronic Testing, Volume 29, Issue 4, pp 485-497, August 2013.

C.A. Nicopoulos, D. K. Park, J.M Kim, N. Vijaykrishnan, M.S. Yousif, C.R. Das, “ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers”, The 39th Annual IEEE/ACM International Symposium on Microarchitecture, 2006.

P.T. Wolkotte, J.M. Gerard, G. K. Rauwerda, L.T. Smit, “An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip”, IEEE2005.

I. Pratomo and S. Pillement, “Impact of design parameters on performance of adaptive network-on-chips”, International Conference on High Performance Computing and Simulation (HPCS), pp 724-725, July 2012.

V. Rana, D. Atienza, M.D. Santambrogio, D. Sciuto, “A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication”, in Proceedings of the 16th IFIP/IEEE International Conference on Very Large Scale Integration, Rhodes, Greece, October 13-15, 2008.

F. Refan, H. Alemzadeh, S. Safari, P. Prinetto, Z. Navabi, "Reliability in Application Specific Mesh-Based NoC Architectures", in Proceedings of the 14th IEEE International On-Line Testing Symposium, pp. 207-212, Jul. 2008.

R. Vancayseele, B. Al Farisi, W. Heirman, K. Bruneel and D. Stroobandt, “RecoNoC: a Reconfigurable Network-on-Chip”, Second ACM/IEEE International Symposium on Networks-on-Chip, 2008.

S. E. Lee, N. Bagherzadeh, “A high level power model for Network-on-Chip (NoC) router”, High Performance Computing Architectures — HPCA Volume 35, Issue 6, November 2009, pp. 837-845.

Q.Y Yu, P. Ampadu, “Transient and Permanent Error Control for Networks-on-Chip”, Springer 2012.

W. C. Tsai, Y. C. Lan, Y. H. Hu, and S. J. Chen: “Networks on Chips: Structure and Design Methodologies”, Journal of Electrical and Computer Engineering, 2012.

M. Valinataj, S. Mohammadi, and Saeed Safari, “Fault-aware and Reconfigurable Routing Algorithms for Networks-on-Chip”, IETE Journal of Research, 57:3, pp215-223, 2011.

Z. L. Qian, D. C. Juan, P. Bogdan, C. Y. Tsui, D. Marculescu, R. Marculescu, “A Comprehensive and Accurate Latency Model for Network-on-Chip Performance Analysis”, The 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 2014.

G. Kumaran, S. Gokila, “Dynamic Router Design for Reliable Communication”, In Proceedings of 2014 International Conference on Global Innovations In Computing Technology (ICGICT’14).

Xilinx Zynq™-7000 All Programmable SoCs (2013). . Available from: http://www.xilinx.com/.

H. Singh, M. H. Lee, G. Lu, et al.: "MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications," Computers, IEEE Transactions on, vol. 49, pp. 465-481, 2000.

X. Technologies, "XPP-III Processor Overview", White Paper, July 13 2006.

B. Mei, M. Berekovic and J.Y. Mignolet: “ADRES & DRESC: Architecture and Compiler for Coarse-Grain Reconfigurable Processors”, Fine- and Coarse-Grain Reconfigurable Computing, chapter 6, pp.255-297, 2007.

H. K. Nguyen, P. Cao, X. X Wang, J. Yang, L. X. Shi, M. Zhu, L. B. Liu, S. J. Wei: "Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip" IEICE TRANSACTIONS on Information and Systems (2013), Vol.E96-D, No.3, pp.601-615.

X. N. LIU, C. MEI, P. CAO, M. ZHU, and L. X. SHI: "Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications", IEICE Trans. on Information and Systems, Vol. E95-D, No. 2, pp. 374-382.

N. S. Voros, M. Hübner, J. Becker, et al., “MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems”, Journal ACM Transactions on Embedded Computing Systems (TECS) Volume 12 Issue 3, March 2013.

R. Lysecky, G. Stitt, and F. Vahid, “Warp processors”, ACM Transactions on Design Automation of Electronic Systems (TODAES), 11, 3 (2006), 659-681.

N. Dutt, A. Jantsch, S. Sarma, "Toward Smart Embedded Systems: A Self-aware System-on-Chip (SoC) Perspective" ACM TECS, Vol. 15, No. 2, Article 22, February 2016.

Fernandez-Alonso, Eduard, et al. "Survey of NoC and programming models proposals for MPSoC." International Journal of Computer Science Issues 9.2 (2012): 22-32.

Singh, Amit Kumar, et al. "Mapping on multi/many-core systems: survey of current and emerging trends." Proceedings of the 50th Annual Design Automation Conference. ACM, 2013.

Tehre, Vaishali, and Ravindra Kshirsagar. "Survey on coarse grained reconfigurable architectures." International Journal of Computer Applications 48.16 (2012).

Haiyun, Gu. "Survey of dynamically reconfigurable Network-on-chip." 2011 International Conference on Future Computer Sciences and Application. 2011.

Chao, Hung-Lin, Sheng-Ya Tung, and Pao-Ann Hsiung. "Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip." ACM Transactions on Reconfigurable Technology and Systems (TRETS) 10.1 (2016.

Kiem Hung Nguyen and Xuan-Tu Tran. Design and Implementation of a Hybrid Switching Router for the Reconfigurable Network-on-Chip. In Proceedings of the 2016 International Conference Advanced Technologies for Communications (ATC), 12-14 October 2016, Hanoi, Vietnam.

Thi-Thuy Nguyen and Thanh-Vu Le-Van and Kiem Hung Nguyen and Xuan-Tu Tran. Routing-path Tracking and Updating Mechanism in Reconfigurable Network-on-Chips. In: Proceedings of the 2016 IEEE International Conference on Integrated Circuit Design and Technology, 27-29 June 2016, Ho Chi Minh city, Vietnam.

DOI: http://dx.doi.org/10.21553/rev-jec.147

Copyright (c) 2018 REV Journal on Electronics and Communications

Copyright © 2011-2018
Radio and Electronics Association of Vietnam
All rights reserved